By: Mark Thompson07.17.2017
In this column, Mark Thompson will be discussing: Design for Profitability - Avoiding fabrication related issues and minimizing costly revisions.
By: Mark Thompson12.01.2016
In this column, Mark Thompson will be discussing VIA's. From their traditional use to more un-conventional uses, the VIA has gone through some changes over the years.
By: Mark Thompson10.03.2016
Today's trace and space geometries vs. soldermask and surface finish.
By: Mark Thompson09.10.2015
Speeding up the Design Cycle, by our Engineer Mark Thompson!
By: Kelly Dack08.05.2015
An open blog post to PCB designers who have never ordered via fill for their PCB designs. As well as a few simple tips on incorporating Via Fill in your design.
By: Website Admin07.28.2015
Q&A Session discussing strategies for improving the PCB procurement process with Barry Matties of I-Connect007 and Russ Adams of Prototron Circuits.
By: Mark Thompson04.01.2014
Keep them on the Inside - Why Fabricators prefer Impedance Lines on Internal Layers.
By: Mark Thompson03.03.2014
"Things to review before release" Series. This week we will discuss material callouts and notes.
By: Mark Thompson01.27.2014
This week we'll go through what a board fabricator needs from an output CAD package briefly and talk about what edits are done at the manufacturing stage
By: Mark Thompson01.13.2014
Part 1 of Understanding the CAM Process Series begins with clarifying what a typical Fab shop CAM Department can and cannot do.
By: Mark Thompson12.09.2013
This week: I will be talking about various surface finishes and solder mask issues that can arise due to those surface finishes.
By: Mark Thompson11.25.2013
This Week: I will discuss the importance of informing your fabricator of your desired impedance end results.
By: Mark Thompson11.18.2013
This Week: We will focus on common artwork issues for RF and high frequency designs.
By: Mark Thompson11.11.2013
This Week: Clarify copper weight intentions
By: Mark Thompson11.04.2013
This weeks 'Standard Manufacturing Edits Revealed' will cover plated edge features.
By: Mark Thompson10.28.2013
This weeks 'Standard Manufacturing Edits Revealed' will cover constraints for scored jobs.
By: Mark Thompson10.21.2013
This weeks 'Standard Manufacturing Edits Revealed' is about Thermal Relief Edits.
By: Mark Thompson10.14.2013
This weeks 'Standard Manufacturing Edits Revealed' will cover adding flow patterns to designs.
By: Mark Thompson10.07.2013
In this post I will discuss the differences between a '1 up compare' and a 'Net-list compare'.
By: Mark Thompson09.30.2013
What is a net-list used for in a fabrication environment?
By: Mark Thompson09.23.2013
In this short post I will talk about broadside coupled impedance structures.
By: Mark Thompson09.16.2013
In this post I will talk about the use of unique reference plane scenarios for multiple impedances. What benefits they may have versus any drawbacks they may have.
Copyright © 2013 Prototron Circuits, Inc. All Rights Reserved.